

Computer Organization

- **ALU**
- **Registers**
 - **Accumulator (AR)**
 - **Program Counter (PC)**
 - **Instruction Register (IR)**
 - **General Purpose Registers**
- **Memory**
- **Operation Decoder**

Martin B.H. Weiss

Computer Organization

- **Clock**
 - **Timing Counter (TC)**
 - **Counts the Number of Clock Cycles**
- **Hardware/Firmware Implemented Instructions**
- **Instruction Format**
 - **OP Code Field - Specifies the Instruction to be Executed**
 - **Address Field - Specifies Memory Location or Register**
 - **Mode Field - Specifies the Way in Which the Address Is To Be Interpreted**

Martin B.H. Weiss

Computer Operation

- **Fetch**
 - **$AR \leftarrow PC$**
 - **$DR \leftarrow M[AR]$**
 - **$PC \leftarrow PC + 1$**
- **Execute**
 - **$IR \leftarrow \text{OpCode}$: Determine Next Microinstruction in the Sequence**
 - **Execute Microinstruction**

Martin B.H. Weiss

OP Codes

- **Often Referred to By a *Mnemonic***
- **Specifies a Useful Operation That May Encompass Several Clock Cycles**
- **Opcodes Are the Binary Equivalent of the Mnemonic**
- **The Opcodes Must Have Enough Bits to Represent All Desired Operations ($\log_2 n$)**

Martin B.H. Weiss

Data Transfer Instructions

- **Instructions to Move Data Between Registers and Memory**
- **Examples**
 - **Load (LD)**
 - **Store (ST)**
 - **Move (MOVE)**

Martin B.H. Weiss

Data Manipulation Instructions

- **Instructions That Alter Data**
- **Examples**
 - **Add (ADD)**
 - **Increment (INC)**
 - **And (AND)**
 - **Or (OR)**
 - **Shift right (SHR)**
 - **Rotate Left (ROL)**

Martin B.H. Weiss

Control Instructions

- **Instructions That Alter the Flow of a Program**
- **Examples**
 - **Jump (JMP)**
 - **Subroutine (SUB)**
 - **Branch if Zero (BZ)**
 - **Branch if Positive (BP)**

Martin B.H. Weiss

Types of Instructions

- **One Address**
 - **Often Uses an Implied Accumulator Register**
 - **Example: LDA, ADD X**
- **Two Address (MOVE A,R1)**
- **Three Address (ADD A, B, R1)**

Martin B.H. Weiss

Addressing Modes

- **Direct**
 - **the address is contained in the address field**
 - **the size of the memory is limited by the size of the address field**
- **Indirect**
 - **Content of the Memory Location Contained in the Address Field Points to The Actual Address**
 - **Allows for a Larger Memory Because the Address Fields Can Be Larger**
 - **Allows for Efficient Address Manipulation**
- **Indexed**
 - **Content of the Memory Field is Added to the Contents of the *Index Register***
 - **Allows for Flexible Relative Addressing**


Martin B.H. Weiss

Control System Design

- **A Programmer Needs a Logical Structure and Instructions**
- **A Hardware Designer has Microoperations**
- **The Bridge Between These is a Microprogram**

Martin B.H. Weiss

Structure of a Microprogrammed Control Unit



Martin B.H. Weiss

Computer Organization - 11

University of Pittsburgh

Example


- **General**
 - **16 Bits for Processor Control (Bits 1-16; A,B,D,F,H As Before)**
 - **One Bit for Address Source Selection (bit 17)**
 - **Three Bits For Status Bit Select (Bits 18-20)**
 - **Six Bits for the Next Address (Bits 21-26)**
- **$2^6=64$ Microinstructions Are Possible**
- **CAR Can be Loaded or Incremented, Depending on the Condition**

Martin B.H. Weiss


Computer Organization - 12

University of Pittsburgh

Example



A Simple Computer Design



A Simple Computer Design


- I/O Interface
- 16 Bit Data Bus
- 16 Bit Address Bus

Martin B.H. Weiss

Computer Organization - 15

University of Pittsburgh

CPU Components



Martin B.H. Weiss

Computer Organization - 16

University of Pittsburgh

CPU Components

- **ALSU**
- **Registers**
- **Internal Busses**
- **Status Bits**

Martin B.H. Weiss

ALSU

- **Two 16 Bit Input Busses**
- **Four Units Multiplexed Together**
- **Each Unit Always Operates on Both Operands**
- **The Operation is Determined by the Selection Lines S_0 and S_1**
- **Operation is Selected by a 4:1 Multiplexer (S_2 and S_3)**
- **16 Operations are Possible on the Output**
- **Example 0110 => $F=A B$**
- **Requires a Five Bit Control Word**

Martin B.H. Weiss

ALSU Function Table

Operation Select				Function	
S ₃	S ₂	S ₁	S ₀	C _{in} = 0	C _{in} = 1
0	0	0	0	F=A	F=A+1
0	0	0	1	F=A+B	F=A+B+1
0	0	1	0	F=A-B -1	F=A-B
0	0	1	1	F=A-1	F=A
0	1	0	0	F=AB	
0	1	0	1	F=A+B	
0	1	1	0	F=A XOR B	
0	1	1	1	F=A'	
1	0	0	0	F=shr A	
1	0	0	1	F=rор A	
1	0	1	0	F=rор A w. Carry	
1	0	1	1	F=asr A	
1	1	0	0	F=shl A	
1	1	0	1	F=rol A	
1	1	1	0	F=rol A w. Carry	
1	1	1	1	F=asl A	

Martin B.H. Weiss

Registers

- **Fourteen Total Registers**
- **PC**
- **Six General Purpose Registers**
- **Seven Special Purpose Registers**
 - **Index Register**
 - **Stack Pointer**
 - **Source Register**
 - **Destination Register**
 - **Temporary Register**
 - **Two Constant Registers (Zero and N=16)**

Martin B.H. Weiss

Three Internal Busses

- **One for Each Operand**
 - **Attached to One of the Registers via a Multiplexer**
 - **One Mux for Each Operand Bus**
- **One For the Result**
 - **Destination is One of the Registers**
 - **May Also Be External**


Martin B.H. Weiss

Control Word

- **17 Bits Long**
- **Five Bits for ALSU (Four Control + C_{in})**
- **Four Bits for Mux A**
- **Four Bits for Mux B**
- **Four Bits for Destination Decoder**

Martin B.H. Weiss

Organization of the CPU



Martin B.H. Weiss

CPU

- **Components**
 - **Processor Unit**
 - **Memory**
 - **Control Unit**
 - **Buffers/Registers**
 - **Busses**
- **Busses**
 - **External to the Processor**
 - **Data Bus (16 bits)**
 - **Direction Must be Mediated**
 - **Read/Write Line (From/To Memory)**
 - **Address Bus (16 bits)**

Martin B.H. Weiss

CPU Buffers and Registers


- **Data Input Register**
 - **Input to IR or Processor**
 - **Data from Memory or From the Outside World**
- **Data Output Register - Output to Memory or Outside World**
- **Address Register - Current Memory Address**
- **Instruction Register - OPcode of the Current Instruction**

Martin B.H. Weiss

Computer Organization - 25

University of Pittsburgh

Control Unit Organization



Martin B.H. Weiss

Computer Organization - 26

University of Pittsburgh

Control Unit

- **Components**
 - **Subroutine Register**
 - **OPCode Map**
 - **Incrementer**
 - **Address Mux**
 - **Control Address Register**
 - **Control Memory**
- **Subroutine Register**
 - **Used in Subroutine Call**
 - **Stores Return Address**

Martin B.H. Weiss

Control Unit

- **Opcode Map**
 - **Maps OPcode Into Control Memory Address**
 - **May be a ROM**
- **Incrementer - Increments Address**
- **Address Mux**
 - **Selects Source of Address**
 - **Controlled by Control Memory (CS field)**
- **Control Address Register - Holds the Memory Address**
- **Control Memory - Contains the Microcode**

Martin B.H. Weiss

Instruction Types

		Indirect Bits					
		SI	DI				
Type 0	0 0	OP Code	SRC	DST	Register to Register		
Type 1	0 1	OP Code	SD	MD I	Reg	Memory to Register	
		Memory Addr. or Word					
Type 2	1 0	OP Code	0 0 0 0 0 0 0 0			Branch	
		Memory Addr. or Word					
Type 3	1 1	OP Code	0 0 0 0 0 0 0 0			Implied	

Martin B.H. Weiss

Type 0

- **Register-Register**
- **One Word Instruction**
- **Format**
 - **Bits 0-2: Destination Register**
 - **Bit 3: Indirect Bit (0=Direct, 1=Indirect)**
 - **Bits 4-6: Source Register**
 - **Bit 7: Indirect Bit**
 - **Bits 8-13: OPCode**
 - **Bits 14-15: 00 (Indicates Register-Register Operation)**

Martin B.H. Weiss

Type 1

- **Memory-Register**
- **Two Word Instruction (Except for One Operand Instructions with Operand in Register)**
- **Format**
 - **Bits 0-2: Register**
 - **Bit 3: Indirect Bit**
 - **Bits 4-5: Addressing Mode**
 - **Immediate: W is the Operand**
 - **Direct**
 - **Indirect**
 - **Index**
 - **Bit 6-7: Source/Destination and Number of Operands**
 - **Memory or Register**
 - **One or Two Operands**

Martin B.H. Weiss

Type 1

- **Format**
 - **Bits 8-13: OPCode**
 - **Bits 14-15: 01 (Indicates Memory-Register Operation)**
 - **Second Word for Memory Address or Intermediate Operand**

Martin B.H. Weiss

Type 2

- **Branch**
- **Two Word Instruction**
- **Format**
 - **Bits 0-7: 0**
 - **Bits 8-13: OPCode**
 - **Bits 14-15: 10 (Indicates Branch Operation)**
- **Second Word Contains the Branch Address**

Martin B.H. Weiss

Type 3

- **Implied Mode**
- **Operand Either Does Not Exist or is Implicit in the Instruction**
- **Example: NOP**
- **One Word**
- **Format**
 - **Bits 0-7: 0**
 - **Bits 8-13: OP code**
 - **Bits 14-15: 11**

Martin B.H. Weiss

An Assembly Language Instruction: ADD

- **Adds Two Numbers**
- **May be Type 0 or Type 1**
 - **Type 0 if the Operands are in Registers**
 - **Type 1 if One of Them is in Memory**
- **Example of Type 0: ADD R5,R2**
 - **Operation: $R2 \leftarrow R2 + R5$**
 - **Machine Code (0952H)**
 - **Bits 0-2: 010 (Register 2)**
 - **Bit 3: Indirect Bit = 0 (Direct)**
 - **Bits 4-6: 101 (Register 5)**
 - **Bit 7: Indirect Bit = 0 (Direct)**
 - **Bits 8-13: OPCode = 001001**
 - **Bits 14-15: 00 (Indicates Register-Register Operation)**
 - **Note That All Type 1 ADD Instructions Have 09H As First Byte**

Martin B.H. Weiss

Alternate Form of ADD

- **If We Used Indirect in R2: ADD R5,(R2)**
 - **Operation: $M[R2] \leftarrow M[R2] + R5$**
 - **Machine Code:**
 - **Bits 0-2: 010 (Register 2)**
 - **Bit 3: Indirect Bit = 1 (Direct)**
 - **Bits 4-6: 101 (Register 5)**
 - **Bit 7: Indirect Bit = 0 (Direct)**
 - **Bits 8-13: OPCode = 001001**
 - **Bits 14-15: 00 (Indicates Register-Register Operation)**
 - **Alternatively: 095AH**

Martin B.H. Weiss

Example of a Type 1 Addition: ADD TEMP,R2

- $R2 \leftarrow R2 + M[TEMP]$
- **Machine Code**
 - **Bits 0-2: 010**
 - **Bit 3: Indirect bit = 0**
 - **Bits 4-5: Addressing Mode = 00**
 - **Bit 6-7: Source/Destination and Number of Operands = 00**
 - **Bits 8-13: OPCode = 001001**
 - **Bits 14-15: 01**
- **Machine Code: 4902H**

Martin B.H. Weiss

Notes

- **Many Other Instructions Exist as Well**
- **We Will Examine the Intel 8080 Later**
- **The Software That Translates Assembly Code to Machine is an Assembler**

Martin B.H. Weiss

Microinstructions

- **23 bits**
- **17 for ALSU**
 - **Operand A Select (4)**
 - **Operand B Select (4)**
 - **Destination Select (4)**
 - **ALSU Function Select (5)**
- **Six for Other Functions**
 - **Two for Control Sequence**
 - **Distinguishes Microinstruction Formats**
 - **Controls the Address Mux in the Control Unit**
 - **Four for Miscellaneous Microoperations**


Martin B.H. Weiss

Example: $R2 \leftarrow R2 + R5$

- **Refer to Mano, Figure 10-8(b) (p. 349)**
- **Control Sequence (CS) = 00**
- **Register Select “A” (AS) = 0010**
- **Register Select “B” (BS) = 0101**
- **Destination Select (DS) = 0010**
- **Function Control (FC) = 00010**
- **Miscellaneous (MS) = 0000**
- **Hex code: 04A620**
- **Microprograms Map OPcode Semantics into Microoperation Sequences**

Martin B.H. Weiss

Microprogram Flowchart for Type 0 ADD



Martin B.H. Weiss

Program Status Word (PSW)

- **General**
 - **Contains Important CPU Status Indications**
 - **Need Sufficient Information to Restore Processor Context (Status)**
- **Typical Contents**
 - **Program Counter**
 - **Stack Pointer**
 - **Accumulator Value**
 - **Index Register(s)**
 - **Processor Status Register**
 - **Instruction Register**


Martin B.H. Weiss

Stack

- **Special Type of Memory**
- **Operations**
 - **PUSH**
 - **POP**


Martin B.H. Weiss

Input/Output for Communications



Martin B.H. Weiss

Serial Communications Devices



Martin B.H. Weiss

Computer Architecture - Intel 8080

- **Defines Only the CPU**
- **Physical Features**
 - **40 Pin DIP Package (See Handout)**
 - **8 Bit Data Bus**
 - **16 Bit Address Bus**
 - **Control Pins**

Martin B.H. Weiss

Logical Features

- **8 Bit ALU**
- **Registers**
 - **ACC**
 - **PC**
 - **Stack Pointer**
 - **IR**
 - **6 Working Registers**
 - **Used in Pairs**
 - **B-C**
 - **D-E**
 - **H-L**
 - **2 Temporary Registers**
- **Organization (See Handout)**

Martin B.H. Weiss


Instruction Format

- **8 Bit Opcode**
- **256 Instructions**
- **8080 Instructions (See Handout)**
- **8080 Microinstructions (See Handout)**

Martin B.H. Weiss


Summary of Digital and Computer Section

- **Digital Computers Consist of Sequential and Combinational Circuits**
- **General Purpose Devices That Can Be Programmed**
- **Control is Often Implemented Via Microprograms**



Martin B.H. Weiss

Modem Revisited



Martin B.H. Weiss